

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

```

graph LR
    84 --> 13[Fetch Unit]
    13 --> MUX{ }
    13 --> 17[Decoder]
    13 --> 86[Loop Hardware]
    86 --> MUX
    MUX --> 17
    subgraph 7 [ ]
        13
        MUX
        86
    end

```





FIG. 7